

Ultra-Low Power Digital Logic Design for Nanometer Technology

Principal Investigators: Dr. Y Cao, Arizona State University

Design methodologies to achieve ultra low-power and high speed digital circuit operation with sub-250mV V_{dd} and close-to-zero V_{th}; rail-less digital logic design to eliminate the leakage power at the standby mode; bottom-up variability-aware design approaches for reliable circuit optimization.